Why is the access time of the cache memory lesser than the
access time of the main memory?